The 20 GHz power GaAs FET development by Crandell, M.
i 
N A S A  CR- 179546 
20 GHz Power GaAs FET Development 
M. Crandell 
TRW Electronic Systems Croup 
One Space Park 





Contract No. NAS3-22503 
Prepared for 
National Aeronautics and Space Administration 
Lewis Research Center 
Cleveland, OH 44135 
(NASA-CR-179546) THE 20 Gfiz f C k h G  G ~ A s  PET N87- 16972  
C E V E L G F M E 6 1  F i n a l  fieport ( T f i k  Elec t ron ic  
S y s t f m s  G r o u p )  52 F CSCL OYA 
U n c l d s  
G3/33  44022 
https://ntrs.nasa.gov/search.jsp?R=19870007539 2020-03-20T12:48:55+00:00Z
NASA CR-179546 
20 GHz Power GaAs FET Development 
M. Crandell 
TRW Electronic Systems Group 
One Space Park 
Redondo Beach, CA 90278 
SEPTEMBER 1986 
FINAL REPORT 
Contract No. NAS3-22503 
Prepared for 
Nat ional  Aeronautics and Space Administration 
Lewis Research Center 
Cleveland, OH 44135 








INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . .  1 
GaAs POWER FET DEVELOPMENT . . . . . . . . . . . . . . . . .  3 
2 . 1  Device Design . . . . . . . . . . . . . . . . . . . . .  3 
2.2 M a t e r i a l s  Fabr i ca t i on  . . . . . . . . . . . . . . . . .  5 
2.3 Wafer Processing . . . . . . . . . . . . . . . . . . .  7 
2 .4  DC Charac ter iza t ion  . . . . . . . . . . . . . . . . . .  12 
2.5 Thermal Charac ter iza t ion  . . . . . . . . . . . . . . .  18 
2.6 RF Charac ter iza t ion  . . . . . . . . . . . . . . . . . .  21 
2.7 RF Test D a t a  . . . . . . . . . . . . . . . . . . . . .  27 
2.8 Conclusions and Recommendations . . . . . . . . . . . .  29 
HIGH POWER AMPLIFIER DESIGN . . . . . . . . . . . . . . . .  33 
3.1 System Overview . . . . . . . . . . . . . . . . . . . .  33 
3.2 A m p l i f i e r  C i r c u i t  Components . . . . . . . . . . . . .  33 
3.3 3-dB Coupler . . . . . . . . . . . . . . . . . . . . .  34 
3.4 I n p u t  Stage . . . . . . . . . . . . . . . . . . . . . .  36 
3.5 D r i v e r  Stage . . . . . . . . . . . . . . . . . . . . .  38 
3.6 Output Stage . . . . . . . . . . . . . . . . . . . . .  40 
3.7 DC C i r c u i t r y  . . . . . . . . . . . . . . . . . . . . .  40 
MECHANICAL PACKAGING . . . . . . . . . . . . . . . . . . . .  42 
4.1 A m p l i f i e r  Packaging . . . . . . . . . . . . . . . . . .  42 
CONCLUSIONS AND RECOMMENDATIONS . . . . . . . . . . . . . .  44 
iii 
LIST OF FIGURES 
F igure  Page 
2-1 Device con f igu ra t i on  o f  S102 "comb" type . . . . . . . . . .  4 
2-2 Device con f igu ra t i on  o f  9 0 2  ladder  type . . . . . . . . . .  5 


















Power FET doping p r o f i l e  . . . . . . . . . . . . . . . . . .  6 
GaAs FET process-assembly f l owchar t  . . . . . . . . . . . .  7 
SEM photograph of a i r  b r idges  c ross ing  gate bus on 
experimental wafer 16118A . . . . . . . . . . . . . . . . .  8 
Schematic of Tee-gate technology . Method I . . . . . . . .  9 
Cross sec t i ona l  SEM photographs of Tee-gate 
technology experimental wafers . . . . . . . . . . . . . . .  11 
12 Schematic of Tee-gate technology . Method I 1  . . . . . . . .  
SEM photographs o f  p l a t e d  Tee-section Ti/Pt/Au gates . . . .  13 
DC c h a r a c t e r i s t i c s  of 100-pm t e s t  p a t t e r n  t r a n s i s t o r  
on wafer 17H7A a f t e r  gate d e f i n i t i o n  . . . . . . . . . . . . .  16 
Photographs o f  5102 t.ype devices on wafer 17H7A 
a f t e r  gate d e f i n i t i o n  . . . . . . . . . . . . . . . . . . .  17 
Test setup of l i q u i d  c r y s t a l  measurement . . . . . . . . . .  19 
Comparison of IS211 f o r  comb type and ladder  
type 102 devices . . . . . . . . . . . . . . . . . . . . . .  23 
Performance o f  5102 device 17H6B #02 a t  20 GHz . . . . . . .  24 
Bandwidth performance of device 17H6B #01 . . . . . . . . .  24 
Comparison o f  modif ied and measured IS211 band f o r  204 
device i n  "opposite-end" bonding c o n f i g u r a t i o n  . . . . . . .  25 
Performance of p a i r  of 246 ch ips  i n  p a r a l l e l  on 
0.248" c a r r i e r  . . . . . . . . . . . . . . . . . . . . . . .  27 
Typical RF performance of 20 shipped carr ier-matched 
1-W devices us ing  5202.100 . . . . . . . . . . . . . . . . .  29 
RF performance carrier-mat.ched devices S/N 04 us ing  
two combined S202-100 devices . . . . . . . . . . . . . . .  30 
i v  

















Matching p a t t e r n  of shipped 2-W devices which use 
modi f ied Wi lk inson power div ider/combiner . . . . . . . . . 31 
A m p l i f i e r  b lock diagram and power/gain budget . . . . . . . 33 
I n s e r t i o n  l o s s  of two t r a n s i t i o n s  connected 
back-to-back. . . . . . . . . . . . . . . . . . . . . . . . 34 
Return loss of waveguide-to-microstr ip t r a n s i t i o n  . . . . . 34 
E l e c t r i c a l  f l u x  l i n e s  f o r  two fundamental modes of 
two coupled m i c r o s t r i p  l ines .  . . . . . . . . . . . . . . . 35 
Layout and bonding o f  f ou r - f i nge r  i n t e r d i g i t a t e d  coupler.  . 36 
Measured performance o f  t yp i ca l  18 t.0 24 GHz coupler.  . . . 37 
Raytheon 1/2 W balanced stage . . . . . . . . . . . . . . . 38 
Raytheon 1/2 W balanced stage . . . . . . . . . . . . . . . 38 
Cascaded 1/2 W and 1 W balanced stages. . . . . . . . . . . 39 
NASA 1/2 W and 1 W open loop (no ALC) . . . . . . . . . . . 39 
Current regu la to r  schematic . . . . . . . . . . . . . . . . 41 
20 GHz 2.5 W a m p l i f i e r .  . , . . . . . . . . . . . . . . . . 42 
20 GHz 2.5 W a m p l i f i e r ,  . . . . . . . . . . . . . . . . . . 43 
V 














DC c h a r a c t e r i s t i c s  data on 178K82A t e s t  p a t t e r n  . . . . . .  15 
Thermal res i s tance  o f  102 type devices from wafer 16118A. . 20 
Thermal c h a r a c t e r i z a t i o n  data pulsed e l e c t r i c a l  
method us ing  DAE 220. . . . . . . . . . . . . . . . . . . .  20 
Thermal res i s tance  eva lua t i on  o f  204 devices. . . . . . . .  21 
Measured S-parameters over 2 t o  18 GHz on C-type 5102 
devices from wafer 17H90A . . . . . . . . . . . . . . . . .  22 
Measured S-parameters over 2 t o  18 GHz on C-type S102 
devices from wafer 17H90A . . . . . . . . . . . . . . . . .  23 
Summary of RF data on 17H6B devices . . . . . . . . . . . .  25 
RF c h a r a c t e r i z a t i o n  o f  204 devices. . . . . . . . . . . . .  26 
RF eva lua t i on  of spike p r o f i l e  wafers . . . . . . . . . . .  26 
Test data of twenty 1-Wat t  c a r r i e r  matched devices 
a t  20 GHz before shipment . . . . . . . . . . . . . . . . .  28 
v i  
1. I NTRODUCT I ON 
This r e p o r t  covers the work performed by  both TRW and Raytheon on the 
20 GHz Power GaAs FET Development program, Contract  No. NAS3-22503, spon- 
sored by the Nat ional  Aeronautics and Space Admin is t ra t ion ,  Lewis Research 
Center, Cleveland, Ohio, du r ing  the per iod from December 1982 t o  A p r i l  1986. 
The o b j e c t i v e  o f  t h i s  program was t o  develop Ku-band power GaAs FETs 
meeting the f o l l o w i n g  spec i f i ca t i ons ,  and t o  design and develop an a m p l i f i e r  
module using these devices. 
( 1 )  1 Wat t  Power FET Ba ndwi d t h  : 
Output power: 1 Watt min 
Associated gain: 5 dB min 
E f f i c i ency :  20 percent min  
19.7 t o  21.2 GHz 
( 2 )  2 W a t t  Power FET Bandwidth: 20.2 t o  21.2 GHz 
Output power: 2 Watt min 
Associated gain: 4 dB min 
E f f i c i ency :  18 percent min 
As a r e s u l t  of the previous development of the 20 GHz 8.3 W GaAs FET 
POC A m p l i f i e r  under t h i s  con t rac t  ( C f .  Report No. CR 168240), i t  became 
obvious t h a t  t he  GaAs FET devices had t o  be improved t o  p rov ide  high-power 
hand l ing  c a p a b i l i t y  w i t h  increased gain, bandwidth, and improved e f f i c i e n c y .  
As a minimum, the f o l l o w i n g  tasks should be i n v e s t i g a t e d  t o  improve the 
device : 
0 Modify the two-cel l  device used f o r  the o r i g i n a l  POC a m p l i f i e r  i n t o  
0 Reduce o v e r a l l  ch ip  s i ze  t o  reduce p a r a s i t i c s  
0 Combine V I A  holes and a i r  br idge techniques t o  achieve lower 
p a r a s i t i c  in te rconnects  
a s i n g l e - c e l l  device and compare i t  w i t h  the o r i g i n a l  
0 Increase device source per iphery t o  2 mn 
0 Increase gate th ickness using p l a t i n g  techniques t o  reduce gate 
res i s tance  
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2. GaAs POWER FET DEVELOPMENT 
t 
Dur ing the course o f  t h i s  program, two new devices, t h e  S102 and 9 0 4 ,  
were developed. A c t i v i t i e s  inc luded device design; doping p r o f i l e  de ter -  
minat ion;  a i r b r i d g e  technology; tee-gate technology; dc, thermal,  and RF 
charac t e r i  za t i on. 
2.1 DEVICE DESIGN 
A t  the  s t a r t  o f  the program, an e x i s t i n g  device (S900) had recorded 
s t a t e - o f - t h e - a r t  RF performance o f  0.8 Watt ou tpu t  power, 4 dB gain,  and 20 
percent  power-added e f f i c i e n c y  a t  20 GHz. 
v ia -ho le  s t r u c t u r e s .  These devices were made w i t h  a 0.5-pm gate l e n g t h  and 
100-pm f i n g e r  width.  The t o t a l  gate per iphery  was 1.6 mm. Gates were 
o r i g i n a l l y  de f ined b y  photo l i thography,  which gave r e l a t i v e l y  poor y i e l d .  
The performance was no t  impressive over the  19.7 t o  21.2 GHz frequency band. 
The device used standard Raytheon 
I t was i n i t i a l l y  be l ieved that. the p o t e n t i a l  disadvantages o f  t h i s  con- 
v e n t i o n a l  s t r u c t u r e  were the  l a r g e  chip s i z e  caused b y  t h e  v i a - h o l e  under 
each source pad and a r e l a t i v e l y  h igh gate r e s i s t a n c e  because o f  t h e  dev ice 
width.  Two new device designs were consequently made f o r  t h i s  program. 
Both employed 2 mm t o t a l  gate w i d t h  to  supply  the  r e q u i r e d  ou tpu t  us ing  
0.5 W/mm as a goal .  One s t r u c t u r e  incorporated twenty 100-pm wide u n i t  
gates i n  the  usual comb pat.tern. However, i t  was made more compact than t h e  
e x i s t i n g  S900 1.6 mm gate widt.h device u s i n g  smal le r  source pads w i t h  a i r -  
b r i d g e  connections. I n  t h i s  design, the a i r  b r idges  do n o t  obscu 
t i v e  channel areas, thus a l l o w i n g  f u l l  v i s u a l  inspec t ion .  P la ted  
v ia -ho les  prov ide  connections f rom the grounding pads t o  a p l a t e d  
heats ink  on the  underside o f  the  chip. Average gate- to-gate spac 
203om and the  maximum dimension of the a c t i v e  area i s  o n l y  0.5 mm 
e t h e  ac- 
through 
i n t e g r a l  
ng i s  
which i s  
approx imate ly  ~ / 9  a t  20 GHz. Th is  s i n g l e - c e l l  dev ice e l i m i n a t e s  t h e  neces- 
s i t y  o f  wire-bond in te rconnect ions ,  but  i t  prov ided w i t h  two-gate and d r a i n  
bonding pads. These are made as small as poss ib le ,  c o n s i s t e n t  w i t h  w i r e  
bonding c a p a b i l i t y ,  t o  minimize p a r a s i t i c  i n p u t  and ou tpu t  capacitances. A 
diagram o f  t h i s  S102 comb s t r u c t u r e  i s  shown i n  F igure  2-1. 
The second device ,used a novel " ladder"  s t r u c t u r e  i n  which 16 gate 
u n i t s  are each fed a t  the  mid p o i n t  as w e l l  as a t  both ends from a s e r i e s  o f  
gate buses l y i n g  p a r a l l e l  t o  the  gates. The e f f e c t i v e  u n i t  gate w i d t h  i s  
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kigure 2-1. Device configuration of S102 "comb" type 
therefore reduced th i s  way to  31- pm, g i v i n g  a factor of 3 reduction in 
parasi t ic  gate resistance compared w i t h  the conventional structures.  
device used similar a i r  bridge source interconnections and  via-hole ground-  
i n g  schemes as described above. A diagram of the device structure i s  given 
in Figure 2-2. The disadvantage of th i s  structure i s  i t s  greater complexity 
and larger active area. The maximum active dimension i s  0.83 mm or h/6 a t  
20 GHz. The parasit ic gate pad capacitance is  also increased because of the 
complex g a t e  feeds. I n  addition, the mask se t  contained a d rop- in  t e s t  pa t -  
tern f o r  in-process m o n i t o r i n g  of contact resistance, isolation, and  dc 
characterist ics.  I t  included t e s t  t ransis tors  w i t h o u t  passivation for post-  
process SEM examination of gate length, and  a FAT FET for car r ie r  density 
and mobility profiling. 
This 
Figure 2-3 shows the drawing of an S204 device which is  basically, a 
single-cell device t h a t  incorporates two S102 devices. 
a S204 device would yield 2 Watts o u t p u t  power. 
I t  was assumed that  
4 
ORIG!NAL PAGE .IS 
OF POOR QUALITY 
F i g u r e  2-2. Device c o n f i g u r a t i o n  of S102 l a d d e r  type 
F i g u r e  2-3. Device conf igura t ion  of S204 "comb" type  
2.2 MATERIALS FABRICATION 
A t y p i c a l  doping p r o f i l e  f o r  GaAs FET devices cons is ts  o f  b u f f e r ,  
a c t i v e ,  and contac t  l a y e r s .  The buffer l a y e r  i s  deposi ted d i r e c t l y  on t h e  
5 
semi-insulating substrate by vapor phase epitaxy and serves to  i so la te  the 
active layer from the deleterious e f fec ts  o f  deep level traps located i n  the 
substrate.  The substrates used for  these programs were fabricated from out- 
side vendors who had mutual cooperation w i t h  SMDO through other development 
programs. 
the device performance. 
(DLTS) and  Secondary Ion Mass Spectroscopy (SIMS) were adopted t o  detect i m -  
pur i t ies  i n  the material. 
Previously, i t  was found t h a t  substrate e f fec ts  are  crucial t o  
Two methods, Deep Level Transient Spectroscopy 
The active layer i s  grown on t o p  o f  the buffer layer. 
dop ing  level was experimentally determined to  be a round  2E17 e-/cc. 
layer on top of the active layer i s  to  f a c i l i t a t e  ohmic contact to  the de- 
vice. T h i s  d o p i n g  level was determined t o  be higher t h a n  1E18 e-/cc. F i g -  
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DEPTH ( pm) 
Figure 2-4. Power FET doping prof i le  
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2.3 WAFER PROCESSING 
The wafer process ing sequence i s  shown i n  F igure  2-5. Dur ing the  
course o f  t h i s  program, the  sequence remained unchanged w i t h  t h e  except.ion 
t h a t  a i r - b r i d g e  and tee-gate technology have been developed. 
are used i n  standard wafer processing: Mesa I ,  Mesa 11, source-drain,  gate, 
pass iva t ion ,  f i n a l  metal ,  Via-hole, and g r i d .  
l a t e  each c e l l  of the device. A gold-germanium n i c k e l  m e t a l l i z a t i o n  pro- 
v ides ohmic contacts .  
E-beam w r i t i n g  has s ince rep laced photo l i thography.  Th is  method s i g n i f i -  
c a n t l y  improves gate y i e l d .  
sur face  charge m i g r a t i o n .  The f i n a l  f r o n t  s i d e  m e t a l l i z a t i o n  ( g o l d )  serves 
t o  enhance r e l i a b i l i t y  by reducing the c u r r e n t  d e n s i t y  i n  t h e  meta l  which 
subsequent ly reduces e lec t romigra t ion .  
E i g h t  masks 
Mesa e t c h i n g  i s  used t o  i s o -  
The gate mask i s  used t o  d e f i n e  the gate format ion.  
S i l o x  p a s s i v a t i o n  p r o t e c t s  t.he dev ice from 
Via-holes connect. t h e  source pads t o  
the backside meta 
-1 _-----  
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A I  
Figure  2-5. GaAs FET process-assembly f l o w c h a r t  
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2.3.1 A i r -Br idge Technology 
I n  standard processing, each source f i n g e r  i s  connected t o  t h e  backside 
through a v ia-hole.  S102 and '5204 devices designed f o r  t h i s  program de- 
veloped an a i r - b r i d g e  technology t o  connect each source f i n g e r  t o  source 
pads which i n  t u r n  are connected t o  t h e  backside through the  v ia -ho les  a t  
each end. 
steps: 
The a i r  b r i d g e  process c o n s i s t s  o f  the  f o l l o w i n g  f o u r  bas ic  
1 )  
2 )  
3) 
4)  
Deposi t ion o f  l a y e r  I, a t h i c k  l a y e r  o f  p o s i t i v e  p h o t o r e s i s t ,  
t y p i c a l l y  2.5 t o  3 p m  form a smooth arch on t h e  br idge.  
Deposi t ion o f  l a y e r  11, a mask which defines t h e  b r i d g e  p a t t e r n .  
Gold p l a t i n g  t o  form the  b r i d g e  t o  about 3 p m  t h i c k .  
L i f t o f f  t o  remove the  unwanted g o l d  areas and two r e s i s t  
1 ayers. 
F igure  2-6 shows micrographs o f  exper imental  a i r  b r idges  on wafer 16118A. 
F igure  2-6. SEM photograph o f  a i r  b r idges  c ross ing  
gate bus on exper imental  wafer  16118A 
2.3.2 Tee-Gate Technology 
F igure 2-7 schemat ica l l y  shows a novel  process f o r  tee-gate f 
I n  t h i s  process, t h e  t o p  o f  t h e  which was i n i t i a l l y  inves t iga ted .  
8 
b r i  ca t i on 
gate i s  




4 + 0.5 I 
2. P M A  REDEPOSITED AND RE-EXPOSED BY E-BEAM 
3. PHOTORESIST DEPOSITED AND OVEREXPOSED WITH CONVENTIONAL GATE MASK 
4. EVAPORATED Ti/AI AND BOTH RESIST LAYERS LIFTED 
Figure 2-7. Schematic of Tee-gate technology - Method 1 
deposited in a separate evaporation. 
over single-evaporation techniques are listed below: 
Some of the advantages of this process 
Compatible with deep recessed channels, i.e., the problems of 
"closing off" the 0.5 prn opening during evaporation would 
be avoided. 
Ability to evaluate the gate length, diode characteristics, etc. 
before committing to a tee section. 
Capability of comparing tee sections with conventional gates on 
the same wafer. 
Applicable to A1 gates or plated structures which would require 
Ti/Pt/Au or similar metal1 ization. 
This process is feasible because of the precise realignment capability 
9 
o f  the E-beam system. 
the  second and f i r s t  metal layers ;  however, an unexpected d i f f i c u l t y  arose. 
The most l i k e l y  foreseen problem was adhesion between 
Realignment, Step 2, was success fu l l y  accomplished on t e s t  wafers as 
shown i n  the SEM photograph o f  a c leaved cross sec t i on  i n  F igure 2-8. 
t o  produce a wide ( 1 . 5 p m )  opening i n  Sh ip ley  13505 pho to res i s t  deposi ted 
over PMMA were a l so  successful  ( i n c l u d i n g  the  undercut p r o f i l e  t o  a i d  l i f t -  
o f f  induced by a chlorobenzene soak). 
over a 0.5pm gate opening a l ready  pos i t i oned  i n  the PMMA, o n l y  a broad 
shal low depression was formed i n  the photores is t - -even though pad areas were 
p r o p e r l y  cleared. 
i n  F igure  2-8b. 
t a i n i n g  an actual  0.5pm gate was a l igned.  The problem i s  be l ieved t o  t o  be 
the r e s u l t  of sca t te red  UV l i g h t  by the submicron fea tu re  beneath the photo- 
r e s i s t  layer  i n t o  the area otherwise shadowed by the mask. 
Tests 
However, when the  exposure was made 
A cross sec t iona l  SEM photograph o f  the r e s u l t  i s  shown 
The same problem arose when the  o r i g i n a l  t e s t  p iece  con- 
The o r i g i n a l  approach has the re fo re  been abondoned and a more conven- 
t i o n a l  s ing le-evaporat ion process us ing  a 2 - leve l  r e s i s t  has been i n v e s t i -  
gated. 
s t r i p  i s  present, the method being attempted i s  t o  f i r s t  de f i ne  the  photo- 
r e s i s t  opening fo l lowed by  E-beam w r i t i n g .  
sketched i n  F igure 2-9. 
Since i t  appears impossible t o  expose the pho to res i s t  when the gate 
The process as envisaged i s  
The format ion of the l a t e s t  tee-gate s t ruc tu res  i s  summarized as f o l -  
lows: 
0 Standard wafer processing technology i s  used through gate 
t renching o f  the ep i  a c t i v e  layer .  
0 The gate metals used are t i tan ium,  plat inum, and go ld  layers .  
are deposi ted t o  a th ickness o f  0.3pm forming the base o f  the tee  
s t ruc tu re .  Standard "1 i f t o f f "  process i s  used t o  remove unwanted 
metal leav ing  0.5pm gates. 
0 Using photo l i thography,  a g r i d  p a t t e r n  i s  de f ined on the  wafer 
connecting a l l  the devices. 
" l i f t o f f "  i s  used t o  remove unwanted metal .  Th is  step prov ides 
e l e c t r i c a l  connections between a l l  devices f o r  e l e c t r o p l a t i n g  the 
"tee'! tops on the gates. 
They 
A t h i n  l a y e r  o f  go ld  i s  deposi ted and 
0 The gates are then r e w r i t t e n  us ing  E-beam l i t h o g r a p h y  f o r  accurate 
alignment over the e x i s t i n g  gates. 
10 
Figure  2-8. Cross sect ional  SEM photographs o f  Tee-gate 
techno1 ogy experimental wafers 
11 
1. WAFER COATED WITH PMMA AND PHOTORESIST 
OPENING DEFINED I N  PHOTORESIST 
I-7c PHOTORESIST 
SOURCE GaAs PMMA DRAIN 
2. 0.5prn OPENING DEFINED I N  PMMA BY E-BEAM AND GATE RECESS ETCHED 
3. ALUMINUM DEPOSITED AND L IFTED 
Figure 2-9. Schematic of Tee-gate technology - Method I1 
0 The area t o  be p1at.ed i s  calculated and g o l d  i s  electroplated using 
a current density of 3 mA/cm until the f i n a l  metal "sp i l l s"  over 
the top  of the r e s i s t  t o  a length of 2 p m .  This forms the tee top .  
The resis t  i s  removed using " l i f t o f f . "  
0 Standard wafer processing i s  used t o  complete the wafer. 
Figure 2-10 shows SEM photographs of plated tee-sect.ion Ti/Pt/Au gates. 
2.4 DC CHARACTERIZATION 
Chips are probed individually a f t e r  dicing for the following parameters: 
IDSSy ?' ? 1 F y  \I VRB. 
P'  
i s  the saturat.ed current bet.ween drain and source. This value i s  I DSS 
measured a t  4 V between the d r a i n  and  source terminal. Dice are sorted 
according t o  their  IDSS currents per ce l l .  Typically, the higher current 
12 
( A )  ANGLE VIEW OF COMPLETE GATE AN> PLATED GATE-PAD 
(6) CLEANED CROSS SECTION WOWING RECESS 
Figure  2-10. 
devices g i v e  higher RF output  power. 
l i s h e d  f o r  high power output  w i t h  good e f f i c i e n c y  from device performance 
feedback. 
SEM photographs of p l a t e d  Tee-sect ion 
Ti/Pt/Au gates 
A der ived  c u r r e n t  range was estab- 
This c u r r e n t  range was 250 mA t o  330 mA per  mm. 
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The transconductance, G,,,, i s  measured from the slope of the transfer 
A higher GH characterist ic between VGs = 0 and VGs 1 V w i t h  VDs = 4 V .  
generally gives higher small signal g a i n ,  b u t  i t  does not  necessarily imply 
t h a t  more o u t p u t  power can be obtained. 
higher small signal g a i n  i s  not necessarily related t o  higher device ef- 
ficiency. However, these parameters are useful in sorting dice, and f a c i l i -  
ta tes  internal matching once a matching network has been designed. 
Performance d a t a  also showed t h a t  
The pinchoff voltage, V p ,  i s  the gate bias a t  which the d r a i n  current 
has been reduced t o  10 percent of IDSS. 
usually indicate sof t  active-layer buffer-layer interface or nonuniformity 
i n  the material; they are rejected from p r o b i n g .  
Devices t h a t  do not  "pinch o f f "  
The forward voltage, V f ,  i s  defined as the two terminal voltage between 
gate and drain w h i c h  creates a forward current of  5 mA per ce l l .  
ward vol tage  generally ranges between 0.6 and  1 V ;  typically n o t  a limiting 
parameter t o  the RF performance. 
The for- 
The reverse breakdown vol tage, V r b ,  i s  defined as the two-terminal 
voltage between gate and d r a i n  w h i c h  se ts  o f f  a reverse breakdown current of 
5 mA per cell .  
cause i t  w i l l  resul t  i n  a reduction i n  reverse dc gate current d u r i n g  opera- 
t i o n .  
I t  was f o u n d ,  however, t h a t  sorting dice according t o  similar values of the 
dc parameters described above greatly improves the RF yield a n d  predicta- 
b i l i t y  of devices once the proper dc values have been established. 
Normally, a higher reverse breakdown voltage i s  desired be- 
I t .  was observed t h a t  dc d a t a  did n o t  always predict RF performance. 
Other dc parameters such as gate resistance, R open channel re- 
g '  
and  parasi t ic  resistance, R can be sistance, R o ,  contact resistance, R c ,  
characterized from the t e s t  pattern. Table 2-1 shows the single 100pm gate 
w i d t h  t e s t  pattern transistors on Wafer 17K82A, which were characterized i n  
de ta i l .  
for a t e s t  pattern near the center of Wafer 19H7A. Note t h a t  the open chan- 
nel current t o  Ioss r a t i o  i s  greater t h a n  2 ,  w h i c h  may indicate a h i g h  
buffer acceptor t r a p  density not  ideal f o r  good RF performance. Figure 2-12 
shows photographs of  the two device types a n d  t e s t  pattern taken immediat.ely 
a f t e r  gate definition. 
P '  
Figure 2-11 shows curve tracer photographs of t.he characterist ics 
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Table 2-1. DC cha rac te r i za t i on  data on 178K82A t e s t  p a t t e r n  
PARAMETER (PER 100 pm GATE WIDTH) VALUE 
'DSS 
MAXIMUM OPEN CHANNEL CURRENT - l m  
KNEE VOLTAGE - Vk 
LOW FIELD PINCHOFF VOLTAGE - Vp 
GATE BARRIER HEIGHT - V b  
GATE IDEALITY FACTOR - n 
TOTAL PARASITIC SOURCE AND DRAIN 
RESISTANCE - RS+RD 
CONTACT RESISTANCE (SOURCE AND DRAIN) - Rc 
TOTAL PARASITIC CHANNEL RESISTANCE - Rps+Rpd 
OPEN CHANNEL RESISTANCE - Ro 
MEASURED (EXTRINSIC) TRANSCONDUCTANCE 
A T  VDs = 4, G h  
INTRINSIC TRANSCONDUCTANCE - Gm 
GATE RESISTANCE - R 
9 
gdb 
















Drain Characteristics t o  Id6 6 
DARK LIGHT 
+1.55 V TlmAIdiv 
Forward O f f  set 
4 Reverse 1v I div 
Drain Characteristics to 
Channel and Details of 
Pinch-Of f In Dark. 
Open 
Gate Diode Characteristics 
ORIGINAL PAGE tS 
OF POOR QUALITY 
- ?Forward 0.2VIDiv 
Figure 2-11. DC c h a r a c t e r i s t i ' c s  of 1 O O j . m  t e s t  p a t t e r n  
t r a n s i s t o r  on wafer 17H7A a f t e r  gate  d e f i n i t i o n  
16 
ORlGlNAL PAGE fs 
OF POOR QUALITY 
CONVENTIONAL DEVICE 
TEST PATTERN 
LADOE R TYPE DEVICE 
F igure  2-12. Photographs of S102 type devices on wafer 17H7A 
a f t e r  g a t e  d e f  i n i t  i on 
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2.5 THERMAL CHARACTERIZATION 
The thermal p roper t y  of a FET i s  g e n e r a l l y  cha rac te r i zed  b y  the  thermal 




where Tc i s  the  channel temperature, To the  baseplate temperature, and Pdis 
the d i ss ipa ted  power. 
charact.erized by the  normalized thermal impedance e ' ,  which i s  de f i ned  as 
D i f f e ren t  gate p e r i p h e r i e s  of t h e  FETs a re  u s u a l l y  
e = ew 
where W i s  the t o t a l  gate pe r iphe ry  o f  t he  FET under t e s t .  
the normalized thermal impedance i s  OCmm/Watt .  
The dimension o f  
Two methods of measurement on the  thermal impedance a re  performed a t  
SMDO. 
ment technique. 
The l i q u i d  c r y s t a l  measurement technique and the  e l e c t r i c a l  measure- 
These two measurement methods a re  descr ibed b r i e f l y  below. 
F igure  2-13 shows a setup of t he  l i q u i d  c r y s t a l  measurement. Because 
l i q u i d  c r y s t a l  i s  E l e c t r i c a l l y  nonconductive, i t  does n o t  s h o r t  o u t  t he  FET. 
The long molecules become randomly o r i e n t e d  and the  l i q u i d  becomes o p t i c a l l y  
i n a c t i v e  above a p a r t i c u l a r  temperature. 
t a ined  when the d i s s i p a t e d  power i s  known a t  t h e  t r a n s i t i o n  temperature. 
This method i s  useful and accurate i n  de termin ing  the  peak va lue  o f  the  
thermal impedance. The e l e c t r i c a l  method employs the  c h a r a c t e r i s t i c  t h a t  
unbiased forward gate vo l tage  i s  i n v e r s e l y  p r o p o r t i o n a l  t o  the  channel tem- 
pe ra tu re  a t  a f i x e d  gate-source forward cu r ren t .  
c a r r i e d  ou t  w i t h  a Sage Die Attachment Eva lua tor  (DAE 220A). Log ic  c i r c u i t  
i n  t he  instrument generates microsecond pu lses  w i t h  50 Hz r e p e t i t i o n  ra te .  
The pu lse  width i s  much sho r te r  than the  thermal t ime cons tan t  t o  avo id  
j u n c t i o n  cool ing.  
w i d t h  t o  ensure t h a t  t he  average and peak hea t ing  powers a r e  e s s e n t i a l l y  t he  
same. 
peak . 
The thermal impedance can be ob- 
Th is  measurement i s  
The hea t ing  p e r i o d  i s  much longer  than the  c u r r e n t  pu l se  
T h i s  ~ e t h ~ d  determine; the  average ehaniiel temperature i n s t e a d  o f  the 
Sample devices from Wafer 16118A have been t h e r m a l l y  cha rac te r i zed  
us ing  the  l i q u i d  c r y s t a l  technique. 
therma: impedance f o r  the  convent ional  and ladder - type  devices a r e  95.6 and 
The mean values o f  t he  normal ized 
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DEVICE IN TEST FIXTURE 
COVERED WITH LIQUID CRYSTAL 
DRAIN BIAS GATE BIAS 
. 
Figure 2-13. l e s t  setup o f  l i q u i d  crystal measurement 
6 4 . 1 O C  m/W, respectively. 
2-3 shows thermal characterization da ta  of sample devices from 17H7A using 
the pulsed electrical  method. The mean values of the normalized thermal i m -  
pedance for the conventional and ladder type devices are 55 a n d  33.8"C mn/W, 
respectively. Both d a t a  show t h a t  the thermal resistance of the C-type de- 
vice is a factor 1.6 higher t h a n  the ladder structure, a consequence of i t s  
closer packed geometry. Values of thermal impedance measured by the liquid 
crystal method, however, are almost twice as h i g h  compared w i t h  those 
measured by the electrical pulse method. I t  was found t h a t  the transition 
temperature of the l i q u i d  crystal used is  dependent on the film thickness, 
so t h a t  the thermal impedance measured by the electrical  method i s  con- 
sidered more accurate. 
Table 2-2 gives d a t a  of th is  measurement. Table 
Table 2-4 shows the thermal resistance evaluation of 204 devices. I n  
th is  case, the values of thermal resistance measured from the electrical  
method are higher t h a n  those measured from the l i q u i d  crystal method. 
may account for the disappointing performance of the S204 devices. 
This 
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Table 2-2. Thermal res i s tance  of 102 type 
devices from wafer 16118A 
TYPE AND NO. 
c 1  
c 2  
c 3  
L 1  
L 2  









MEAN = 34.1 
Table 2-3. Thermal c h a r a c t e r i z a t i o n  data pulsed e l e c t r i c a l  
method us ing  DAE 220 
17HlA C 5 
c 7  
17HlA L 2 
RPK 9030 DEVICE 
(2 = 1.6 mm) 
~ ~~ ~~~~ 
THERMAL RESISTANCE A T  


















Table 2-4. Thermal resistance eva lua t i on  o f  204 devices 




l Y 3 B  1 4  
151588 #3 
l Y 5 B  #3 
17E428 #l 
(102 
S I D  Rth R"Z S I D  Ids Rth 
CONNECT 'DS Ids (OC/W) (OCmmlW) CONNECT "DS ( A )  (OCIW) 
1.61 1.47 23.9 
1.63 1.57 21.8 NORMAL 2.0 1.96 32.0 128.0 
NORMAL 1.5 1.82 26.4 106.0 1.45 1.58 24.4 
NORMAL 2.0 2.3 56.0 204.0 
REVERSE 2.0 2.2 67.8 271.0 
NORMAL 2.0 0.73 26.1 52.2 3.97 3.99 35.3 
REVERSE 2.0 0.70 28.2 56.4 
RthZ 





S-parameter measurements over 2 t o  18 GHz were performed on two C-type 
and one L-type S102 devices from wafe r  17H90A, se lec ted  because they  have dc 
parameters s i m i l a r  t o  the  bes t  performing ch ips  from t h i s  wafer. The chips, 
assembled on 50-ohm c a r r i e r s  us ing  the same r i bbon  bond c o n f i g u r a t i o n  as the  
RF t e s t e d  u n i t s  were measured on the HP ANA and c a l i b r a t e d  us ing  m i c r o s t r i p  
c a l i b r a t i o n  pieces t o  a reference plane a t  the  bond wires.  
devices gave e s s e n t i a l l y  i d e n t i c a l  data. The C- and L-type data were, how- 
ever, s i g n i f i c a n t l y  d i f f e r e n t .  
both device types. 
two designs, IS211 i s  t y p i c a l l y  2 dB lower over the whole frequency range 
fo r  t he  ladder  type device. 
F igure  2-14. 
The two C-type 
Tables 2-5 and 2-6 g i v e  the  r a w  data f o r  
I t  i s  c l e a r  t h a t  w h i l e  S11  and S22 a re  s i m i l a r  f o r  the  
The IS211 data i s  reproduced g r a p h i c a l l y  i n  
Figures 26-15 and 2-16 show t yp i ca l  RF performance of 5102 devices from 
A t  20 GHz, i t  shows a comb-type 
Over the requ i red  bandwidth, the  performance was achieved w i t h  
Wafer 17H6B a t  20 GHz and 19 t o  22 GHz. 
device which g ives  1 Watt w i t h  5 dB gain and 19 percent e f f i c i e n c y  a t  1 dB 
compression. 
1 W a t t  and 4.5 dB associated 1 dB compressed ga in  a t  band center.  Because 
the ladder- type devices d i d  no t  perform as w e l l  as the  comb type (ga in  was 
t y p i c a l l y  1 dB lower, although saturated power ou tpu t  was e s s e n t i a l l y  t he  
same) the  s t r u c t u r e  was abandoned e a r l y  i n t o  the program. 
summary o f  RF data on 17H6B devices. 
Table 2-7 shows a 
21 
Table 2-5. Measured S-Darameters over 2 to 18 GHz on C-type 9 0 2  ~ ~. _._ ~ 
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Figure 2-14. Comparison o f  IS21( for comb type 










OUTPUT POWER A- 
C = 4.5 d B  INPUT 







Figure 2-15. Performance o f  S102 device 17H6B #02 a t  20 GHz 
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Computer modeling was performed f o r  the S204 device. S parameters over 
the 2 t o  18 GHz range were measured and compared w i t h  data from the d i s -  
t r i b u t e d  model. 
measurements have remarkably s i m i l a r  c h a r a c t e r i s t i c s .  
o f  RF cha rac te r i za t i on  of 204 devices. 
F igure 2-17 shows p lo ts  o f  the  magnitude of 521, where the  
Table 2-8 shows data 
The bes t  output  power obtained was 







Cn" 0 - 
- 2  
-e  
- 6  
6 8 10 12 14 16 18 2 4 
FREQUENCY (CHz) 
Figure 2-17. Comparison of modi f ied and measured * S  ) band f o r  
204 device i n  "opposi te-end" bonding c g k i g u r a t i o n  
25 
Table 2-8. RF c h a r a c t e r i z a t i o n  o f  204 devices 
'm 'p @ Ids 'GdB 
NO.. (mA1 (mS) (mA) 0 1 mA 'DS 'GS 
DEVl  CE ldss 
I D C  D A T A  I 
' 0  G ')ADD 'SAT 
(dBm) (dB) [%I (dBm) 
I 1 dB COMPRESSION I 
32.5 3.3 16.9 
32.5 3.0 15.2 
32.0 3.0 11.0 
32.0 2.5 12.1 









l a 5 6 1 2  
l Y 8 8 A l l  
1 7K 828 #1 
L . 
D C  D A T A  1 dB COMPRESSION 
I 
DEVICE ldss gm 'gdB @ 'OUT G ')ADD 
NO. (MI (mS) 1 mA " DS 'GS (dBm) (dB) ( %I 
17H22613 640 110 14.5 8.3 -2.5 30.0 2.0 12.3 
17618812 560 160 12.0 9.2 -1.9 30.0 4.0 17.8 
/ 3  610 180 13.2 8.1 -2.0 30.0 4.0 22.3 
14 500 200 14.0 9.4 -1.8 30.5 3.5 24.5 - 
1100 340 5 AT 100 7.0 
1200 300 4 AT  200 6.8 
1500 300 7 AT 100 8.5 
1200 300 5 A T  50 12.0 
1400 300 6 A T  30 8.8 





a. o -2.5 
Gss = r( dB 
Two spike p r o f i l e  wafers (17B18A and 17H22B) were evaluated a t  20 GHz, 
r e s u l t s  a r e  g iven  i n  Table 2-9. 
ably because o f  i t s  low transconductance. 
than the best f l a t  p r o f i l e  wafers a t  20 GHz. 
cates t h a t  no advantages t o  sp ike  p r o f i l e s  a t  K-band frequencies e x i s t .  
Wafer 17H22B gave poor performance, prob- 
Wafer 17B18 behaved no b e t t e r  
This l i m i t e d  experiment i n d i -  
Table 2-9. RF eva lua t i on  o f  sp ike  p r o f i l e  wafers 
An experiment was conducted t o  combine two newly developed S246 devices 
The r e s u l t s  f o r  t h i s  2.4 mn gate w i d t h  combination are  shown 
p a r a l l e l e d  on the 0.246 i n c h  c a r r i e r  and matched aiming a t  t he  19.7 t o  
21.2 GHz band. 
i n  F igure  2-18. 
w i t h  5.5 dB associated ga in  and 20.3 percent e f f i c i e n c y  a t  band center.  
The s ing le  c e l l  5900 A 1  Tee-gate devices from wafer 15N74B were RF 
The device gave 1 dB compressed performance of 31.5 dBm 
character ized a t  20 GHz w i t h  r e s u l t s  s i m i l a r  r e s u l t s  t o  those repo r ted  on 
the  e a r l i e r  wafer. 
t i o n  l a y e r  was etched away, a f t e r  which t h e y  gave 5 t o  6 dB small  s i gna l  




2 = 2.9 mm 
I 
5.5 d0 
VDS = 0.0 v 
VCD = -1.45 
IDS = 624 mA 
ADD = 20.3% 
FREQUENCY (CHz) 
Figure  2-18. Performance o f  p a i r  o f  246 ch ips  i n  p a r a l l e l  
on 0.248" c a r r i e r  
ga in  b u t  poor saturated power performance. 
e a s i l y  when operated a t  h igh  d r i v e  leve ls .  
u n s a t i s f a c t o r y  performance l e d  t o  the abandonment o f  t h i s  s t ruc tu re .  
2.7 RF TEST DATA 
The devices burned out  very  
Conf i rmat ion of t h i s  h i g h l y  
From the RF cha rac te r i za t i on  given i n  the  l a s t  sect ion,  i t  was con- 
c luded t h a t  the devices developed for t h i s  program d i d  not. f u l l y  meet the 
o r i g i n a l  spec i f i ca t ions .  
t h a t  d e l i v e r y  of 20 carr ier-matched 1 W a t t  devices and 10 carr ier-matched 
2 Watt devices would be on a bes t -e f fo r t  bas is  a t  the  conclus ion of the pro- 
gram. Table 2-10 shows RF data of 20 carr ier-matched 1 W a t t  devices a t  20.4 
GHz tes ted  before shipment. The devices are  the  new RPK 2020, S202-100, de- 
veloped from othe r  s i m i l a r  programs. 
i n p u t  power. 
v ices  exceed 6 dB. 
i n p u t  power i s  d r i ven  more than 1 dB i n t o  compression. 
formance o f  these devices i s  shown i n  F igure 2-19. 
Since t h i s  i s  a development program, i t  i s  agreed 
The ou tpu t  power was taken a t  25 dB 
It can be seen t h a t  t h e  small s igna l  ga in  o f  most of the de- 
The e f f i c i e n c y  would have t o  exceed 20 percent i f  the 
The t y p i c a l  RF per-  
27 
Table 2-10. Test data o f  twenty 1-Watt c a r r i e r  matched devices a t  
20 GHz before shipment 
DC PARAMETERS 
IDS AT 
v =-5.5 v 
'DSS AT 
P vDs=5 v GM 





























































R F  PERFORMANCE AND BIAS CONDITIONS 
OUTPUT POWER 
A T  
SMALL SIGNAL INPUT POWER 
C A I N  = 25 dBm 'DS 'GS 'PO 
( V I  (V I  (mA) (dB1 (dBm) ( 8 )  
7.50 -0.82 609 
7.50 -0.93 700 
7.50 -1.01 763 
7.50 -0.80 618 
7.50 -1.00 636 
7.50 -0.73 638 
7.50 -0.88 600 
7.50 -0.83 779 
7.50 -0.95 704 
7.50 -0.95 692 
7.50 -1.05 637 
7.50 -1.15 681 
7.50 -0.95 786 
7.50 -1.12 756 
7.50 -1.07 645 
7.50 -0.95 638 
7.50 -0.91 681 
7.50 -1.00 765 
7.50 -0.97 740 






























































- Dc RF - 
VDS 5.Wv VDS = 7.Wv TRY (NASrr 1Y) 
RPK 2020 (1811428) 
s/w 10 
Test Fixture 'C' 
Offset 0.WB In/Out 
Ro6/Roo - SRY SY-1 Imf = 73- IDSS = 
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- Vm = 2 7 M  vs = -0.88v 
c - c + 
30 - t \ 
t 









f10 - t - 
W A L L  SIGNAL GAIN 
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F igu re  2-19. Typ ica l  RF performance o f  20 shipped carr ier-matched 1 - W  
devices us ing  S202-100 
- 0  
' 5  
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Figure  2-20 shows RF performance of S/N 04 carr ier-matched 2 Watt de- 
v ice;  t en  o f  these devices have been shipped. 
f i e d  Wi lk inson power divider/combiner (see F igure  2-21) t o  combine two S202- 
100 device chips. 
These devices used the modi- 
2.8 CONCLUSIONS AND RECOMMENDATIONS 
From the r e s u l t s  o f  the o r i g i n a l  s p e c i f i c a t i o n s  f o r  both the  1 Watt and 
2 Watt devices, i t  i s  c l e a r  they  a r e  pushing the  c u r r e n t  s ta te -o f - the -a r t  t o  
i t s  l i m i t .  
a i r - b r i d g e  s t r u c t u r e  may not  improve ou tpu t  power, because i t  becomes more 
d i f f i c u l t  t o  match the  device. 
a l so  an increased chance o f  resonance i n  the device. Two side-by-side com- 
bined S102 devices performed b e t t e r  than one s i n g l e  9 0 4  device, which sug- 
gests a s i n g l e  c e l l  204 device i s  s u f f e r i n g  from resonance. 
e l i m i n a t e  these o s c i l l a t i o n s  i s  t o  separate the  device i n t o  several  c e l l s  
Inc reas ing  the gate per iphery  by  us ing  e i t h e r  the  v ia -ho le  o r  
As the gate pe r iphe ry  i s  increased, the re  i s  
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Figure 2-20. RF performance carrier-matched device S/N 04 
using two combined S202-100 devices 
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Figure 2-21. Matching pattern of shipped 2-W devices which use 
modified Wil kinson power divider/combiner 
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and i s o l a t e  each one. Th is  w i l l  c rea te  the  same problem as the number of 
c e l l s  i s  increased. 
Tee-gate devices which d i d  no t  show s i g n i f i c a n t  improvement i n  RF per-  
1) It could increase the  ga te-dra in  formance, can be expla ined as fo l lows:  
capacitance, thus inc reas ing  the power feedback from outpu t  t o  i n p u t  and may 
cause o s c i l l a t i o n ,  and 2)  the s k i n  depth was reduced a t  h igh  frequency. Re- 
ducing the dc gate res is tance does no t  necessa r i l y  reduce the RF gate r e -  
s i  stance. 
New approaches seem i n e v i t a b l e  if performance goals  become more ambi- 
t i ous .  
b i n a t i o n  where the ch ip  i s  no longer  a s i n g l e  FET b u t  conta ins i n t e g r a t e d  
FETs. 
c i r c u i t s .  This "super ch ip "  w i l l  con ta in  r e s i s t o r s  and capac i to rs  and may 
be considered an embryonic MMIC chip.  
the  dual-gate FET. 
ga in  means h igher  e f f i c i e n c y  f o r  the  power FET. 
An improvement t o  the e x i s t i n g  approach would be on-chip power com- 
These FETs are e i t h e r  cascaded o r  combined w i t h  i n t e r n a l  matching 
Another approach worth cons ider ing  i s  
I t  prov ides more ga in  i n  the low noise devices. Larger 
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3. HIGH POWER AMPLIFIER DESIGN 
T R A N S I T I O N  
The h igh  power a m p l i f i e r  cons is ts  of t h ree  balanced stages cascaded t o  
produce the requ i red  ga in  and ou tpu t  power. 
c o n s i s t  o f  2 GaAs devices mounted i n  a balanced conf igura t ion .  
stage cons is t s  o f  f o u r  1-Wat t  devices mounted as balanced pa i r s .  
t a i l s  o f  the  a m p l i f i e r  design are  discussed i n  t h i s  sect ion.  
3.1 SYSTEM OVERVIEW 
The i n p u t  and d r i v e r  stages 
The ou tpu t  
The de- 
TRANSIT ION INPUT STAGE DRIVER STAGE OUTPUT STAGE 
GAIN (dB) -0.5 -8.3 4.5 -0.3 -0.3 
POWER (dBm) 24.3 24.3 24.0 28.5 28.2 
Figure  3-1. A m p l i f i e r  b lock 
3.2 AMPLIFIER CIRCUIT COMPONENTS 
+ +  
4.0 -0.3 -0.3 3.5 -0.3 -0.5 
27.9 31.9 31.6 31.3 34.8 34.5 34.0 
diagram and powerlgain budget 
3.2.1 Waveguide-to-Microstri p T rans i t i on  
The waveguide-to-microstr ip t r a n s i t i o n  cons is ts  o f  a s e r i e s  o f  quar te r  
wave sec t ions  o f  r i d g e  waveguide which transform the  WR-42 TE lO mode t o  the  
33 
m i c r o s t r i p  quasi-TEM mode. F igure 3-2 shows the  i n s e r t i o n  l o s s  o f  two t ran -  
s i t i o n s  connected back-to-back. The t o t a l  i n s e r t i o n  l o s s  i s  t y p i c a l l y  1 dB. 
The r e t u r n  l oss  o f  the t r a n s i t i o n  from 18 t o  23 GHz i s  g rea ter  than 20 dB, 







F ( G W  
Figure 3-2. I n s e r t i o n  loss o f  two t r a n s i t i o n s  connected 
back-to-back 
Figure 3-3. Retur: less c f  waveguide-to-microstr ip t r a n s i t i o n  
3.3  3 dB COUPLER 
The design of the 3 dB (Lange) coupler  i s  based on the p r o x i m i t y  coup- 
, l i n g  o f  two adjacent quarter-wavelength l ong  m i c r o s t r i p  l i n e s .  The coupled 
I 34 
m i c r o s t r i p  l i n e s  may be analyzed i n  terms of two fundamental modes of propa- 
ga t i on  denoted even and odd. I n  the even mode, the  c u r r e n t  and vol tages on 
the two s t r i p s  are equal; i n  the odd mode, the c u r r e n t  and vol tages have op- 
p o s i t e  s igns (see F igure  3-4). Any other pseudo-TEM propagat ion on the two 
s t r i p s  can be expressed as a combination of these two modes. I t can be seen 
from the  f i g u r e  t h a t  more o f  t he  even mode f i e l d  l i n e s  are i n  the  subs t ra te  
than the  odd mode f i e l d  l i n e s .  Because of the nonuniform d i e l e c t r i c  s t r u c -  
t u r e  of m i c r o s t r i p ,  the odd and even modes have d i f f e r e n t  phase v e l o c i t i e s ,  
and cause d ispers ion .  
t o  achieve a des i red  power coup l ing  r a t i o ,  C, are r e l a t e d  by  
The even, Zoe, and odd, Zoo, mode impedances requ i red  
Zoe - Zoo 
‘oe + zoo 
c = 20 l o g  -- 
Z: = Zoe zoo 
Where Zo i s  the impedance t o  which the coupler p o r t s  are matched. 
F igure  3-4. E l e c t r i c a l  f l u x  l i n e s  f o r  two 
fundamental modes of two coupled 
m i c r o s t r i p  l i n e s  
For  a 3-dB coupler matched t o  50 ohms, the even and odd mode impedance 
r e q u i r e d  i s  120.7 and 20.7 ohms, respec t ive ly .  
mined p r i m a r i l y  b y  the w id th  dimension of the l i n e s ,  whereas the odd mode 
impedance i s  a s t rong f u n c t i o n  o f  the p r o x i m i t y  of the l i n e s .  
The even impedance i s  de ter -  
I n  p rac t i ce ,  
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i t  i s  diff icul t  t o  realize the low value of Zoo required for 3 dB o r  t ighter 
coup’ling using a single p a i r  of edge-coupled transmission l ines i n  micro- 
strip. 
There is a basic idea behind the interdigital  coupler. For a given 
spacing between lines,  a t ighter coupling i s  derived w i t h  mutiple pairs of 
l ines (alternately tied together a t  the ends) t h a n  i s  derived for a single 
p a i r  (Figure 3-5). 
Figure 3-5. Layout and bonding of four-finger 
interdigitated coupler 
The Lange couplers used for  th i s  amplifier are an improved version of 
The original couplers used wire t o  connect those used a t  TRW i n  the past. 
the fingers. 
cies,  which  caused a poor phase relation and led t o  unacceptable passband 
ripple. The couplers used on this  amplifier use air-bridge technology t o  
minimize these problems. A low dielectr ic ,  polyimide insulating layer i s  
used over the interdigitated fingers and a f l a t  ribbon i s  used t o  e lec t r i -  
cally t i e  the fingers together. 
i s  presented i n  Figure 3-6. 
3.4 INPUT STAGE 
These introduced significant inductance a t  the higher frequen- 
Typical performance d a t a  for these couplers 
3.4.1 Input Stage Desiqn 
The i n p u t  stage consists of four RF substrates mounted on a common 
carr ier .  
energy and directs i t  t o  the two i n p u t  FETs. 
i n p u t  matching substrate. 
voltage t o  the devices. 
The f i rs t  substrate i s  a Lange coupler. T h i s  s p l i t s  the i n p u t  
The second substrate i s  the 
This substrate provides the RF matching and dc 
A bypass capacitor i s  used on the RF l ine t o  
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21 CHz ALUMINA COUPLER 
I I I I , 
18 18.6 19.2 19.8 20.4 21 21.6 22.2 22.8 23.4 24 
FREQUENCY (CHz) 
Figure  3-6. Measured performance o f  t y p i c a l  18 t o  24 G H t  coup ler  
p rov ide  dc i s o l a t i o n .  The devices are mounted t o  t h e  c a r r i e r  next  t o  the 
i n p u t  matching subs t ra te  and bonded to  the  subs t ra te  w i t h  go ld wire.  
lowing the FET devices i s  the ou tpu t  matching substrate.  This serves t o  
match the RF outpu t  and prov ide  dc vol tage s i m i l a r  t o  the  i n p u t  matching 
substrate.  
four substrates are connected e l e c t r i c a l l y  w i t h  go ld  r ibbon. 
3.4.2 Inpu t  Stage Performance 
Fol -  
F i n a l l y ,  the ou tpu t  Lange coup ler  recombines the RF energy. The 
The i n p u t  stage descr ibed above was b u i l t  us ing two Raytheon h a l f  w a t t  
devices (R2012). 
3-7, and the gain vs. frequency data, i n  Figure 3.4-2. 
ga in i s  f l a t  a t  4.5 dB from 19.5 t o  21.1 GHz and the 1 dB compression p o i n t  
i s  +26.3 dBm. 
b e t t e r  than 15 dB, as shown i n  Figure 3-8. 
The 1 dB compression p o i n t  data i s  presented i n  Figure 
The small s ignal  
The i n p u t  stage r e t u r n  l oss  over t h i s  frequency range i s  
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Figure  3-7. Raytheon 112 W balanced stage 
z < 
0 
I I -  
19 19.5 20 20.5 21 21.5 
FREQUENCY (CHz) 
Raytheon 112 W balanced stage F igure  3-8. 
3.5 DRIVER STAGE 
3.5.1 Dr iver  Stage Design 
The d r i v e r  stage design i s  i d e n t i c a l  t o  the  design o f  t h a t  of the i n p u t  
stage w i t h  the except ion o f  the i n p u t  and ou tpu t  matching c i r c u i t s .  These 
matching c i r c u i t s  have been opt imized f o r  use w i t h  the  Raytheon 1 W a t t  FET 
devices . 
3.5.2 Inpu t  and D r i v e r  Stage Cascaded Performance 
The input  and d r i v e r  stage were cascaded together  and t h e i r  performance 
measured. F igure 3-9 shows the small s igna l  ga in  o f  the  two stages, which 
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Figure  3-9. Cascaded 1/2 W and 1 W balanced stages 
i s  7 . 1  k0.5 dB over a 1.2 GHz bandwidth centered a t  20.5 GHz. 
power over t h i s  frequency band i s  +29 dBm, as shown i n  F igure  3-10. 
input  r e t u r n  loss  (F igure  3-9) was b e t t e r  than 13 dB over the  operat ing f r e -  
quency range. 
The output  
The 
22 
FREOUENCY (CHz) 19 
F igure  3-10. NASA 1/2 W and 1 W open loop (no ALC) 
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3.6 OUTPUT STAGE 
3.6.1 O u t p u t  Stage Design 
The o u t p u t  stage consists of an i n p u t  Lange coupler, an  i n p u t / o u t p u t  
matching circui t ,  and a n  output Lange coupler ( a s  i n  the f i rs t  two stages). 
However, the matching c i rcu i t s  are different because two 1 Watt devices are 
used i n  each balanced arm. 
3.7 DC CIRCUITRY 
One of the most important and often overlooked aspects of a power 
amplifier design using GaAs FET c i rcui ts  i s  the dc circui t ry  considerations 
and the impact. of proper dc b i a s i n g  to  main ta in  performance of these c i r -  
cui ts  over temperature. 
FET devices undergo an inherent reduction in g a i n  as the temperature o f  
I n  general, the g a i n  and output power variations w i t h  the device increases. 
temperature can be substantial. To control th i s  change in g a i n  and o u t p u t  
power, regulators have been developed t o  maintain the amp1 i f i e r  performance 
over temperature. This is accomplished by constant current regulators t h a t  
control the IDS through the FET devices. 
In a FET, RF g a i n  and o u t p u t  power changes with temperature can be a t -  
tributed t o  the following changes i n  the active layer properties: 
0 Carrier-drift mobility decreases w i t h  temperature 
0 Peak-d r i f t  velocity decreases w i t h  temperature 
0 Pinchoff voltage increases w i t h  temperature, eff ic t ively reducing 
the transconductance. 
The net result  of these factors is a decrease in the d r a i n  current, 
causing simultaneous decreases i n  amplifier g a i n  and o u t p u t  power, w i t h  an 
increase i n  temperature. 
To stabil ize g a i n  and power over a temperature range, d r a i n  current has 
t o  be stabilized. This is accomplished by employing constant current 
regl: 1 a t c r s  . 
The bias regulators operate by sensing the amount of current drawn 
through a small series resistor i n  the d r a i n  bias supply. 
amplified via the g a i n  of PNP active b i a s  regulator and fed to the JFET gate 
The voltage i s  
i 
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t o  form a negative dc feedback loop .  The large open loop g a i n  of th i s  com- 
b i n a t i o n  and proper phase compensation result  i n  a very stable bias regula- 
tor. 
This type of current regulator (shown schematically i n  Figure 3-11) has 
been incorporated i n t o  numerous FET amplifier designs a t  TRW and has re- 
sulted i n  very stable amplifier design using GaAs FET devices. 
SE i t  C T L  - 
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Figure 3-11. Current regulator schematic 
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4. MECHANICAL PACKAGING 
4.1 AMPLIFIER PACKAGING 
The  amplifier i s  packaged i n  a machined aluminum housing which accommo- 
dates a l l  the amplifier stages and current regulators. 
using aluminum are i t s  l ight  weight and high thermal conductivity. The 
housing i s  plated with an electroless nickel base plating followed by a 
copper buffer layer t o  provide a compatible plating surface for the exterior 
gold layer of 100 inches. The housing has three machined o u t  cavit ies:  
the main cavity accepts the three amplifier stages and the two waveguide-to- 
microstrip transitions; the two side cavities accept the current regulators. 
DC bias connections from the regulators are made using feedthrough connec- 
tors soldered into the housing. 
f i e r  stages and cur ren t  regulators. 
which are screwed onto the housing. 
The advantages of 
This provides isolation between the ampli- 
The transit ions are machined pieces 
Three covers provide amplifier seals,  one for the main cavity and two 
for the side cavities.  Figures 4-1 a n d  4-2 are photographs of the assembled 
amplifier. 
regulators can  be seen in Figure 4-2. 
The amplifier stages can be seen in Figure 4-1, and  the current 
L I L I L V - W  
Figure 4-1. 20 GHz 2.5 W amplifier 
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Figure 4-2. 20 GHz 2.5 W amplifier 
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5. CONCLUSIONS AND RECOMMENDATIONS 
As the  r e p o r t  ind ica tes ,  most process ing st.eps used d u r i n g  t h e  course 
o f  t h i s  program d i d  no t  g i v e  concrete evidence of marked improvements i n  de- 
v i c e  performance. As o f t e n  happens i n  dev ice development, the process de- 
velopment phase could l a s t  f o r  a long t ime w i t h o u t  any improvement. Then, a 
s i g n i f i c a n t  improvement i n  device c a p a b i l i t i e s  w i l l  occur w i t h i n  t h e  whole 
i n d u s t r y  due t o  the  h igh  compet i t i ve  na ture  of t h i s  business. A t  t h e  t ime 
t h i s  r e p o r t  was w r i t t e n ,  a number o f  companies, i n c l u d i n g  Raytheon, had 
developed 1 Watt devices w i t h  impressive r e s u l t s .  
W a t t  devices have y i e l d e d  4.5 dB l i n e a r  g a i n  across a bandwidth o f  19 t o  22 
GHz when operated i n  an a m p l i f i e r .  They a l s o  have a power added e f f i c i e n c y  
of 28 percent.. 
W a t t  device p r o v i d i n g  7.5 dB gain; Microwave Semiconductor Corporat ion (MSC) 
i n  Somerset, New Jersey, i s  making impress ive advances i n  FET devices. 
P r i m a r i l y ,  they are us ing processes s i m i l a r  t o  Raytheon and expect t o  have 
20 GHz, 1 W a t t  c a p a b i l i t i e s  s h o r t l y .  I n  a d d i t i o n ,  Raytheon's S203-4 i s  a 4 
mm per iphery  device. 
p r e d i c t e d  performance of 4 Watt power output ,  5 dB g a i n  wit.h 25 percent  
power added e f f i c i e n c y  a t  
For example, Raytheon's 1 
Avantek r e c e n t l y  completed t h e  development o f  an 18 GHz, 1 
COMSAT i s  c u r r e n t l y  develop ing an MMIC dev ice w i t h  a 
20 GHz. 
Although many devices are becoming a v a i l a b l e ,  t h e y  are  n o t  be ing s o l d  
i n  q u a n t i t y .  Thus, though the  technology has made s i g n i f i c a n t  advances, i t  
i s  no t  y e t  mature. 
whereby a t  l e a s t  t h e  20 GHz, 1 W a t t  devices w i l l  be a v a i l a b l e  i n  t h e  near 
f u t u r e .  
We do a n t i c i p a t e  t h a t  the  technology w i l l  advance enough 
A t  t h e  same t ime, the power combining techniques have a l s o  been r a p i d l y  
progressing. The most s i g n i f i c a n t  development i n  t h e  power combining tech- 
no logy i s  the r a d i a l  combining area. 
almost as e f f i c i e n t l y  as an 8-way r a d i a l  combiner. The a d d i t i o n a l  i n s e r t i o n  
l o s s  of a 16-way r a d i a l  combiner i s  o n l y  0.2 t o  0.3 dB compared w i t h  an 8- 
way combiner a t  20 GHz. I n  a recent  experiment i n  which a 20 GHz, 10 Watt 
a m p l i f i e r  w i t h  20 percent  power added e f f i c i e n c y  was designed ( t h e r e  was a 
choice of devices between a 1 Watt dev ice w i t h  30 percent. e f f i c i e n c y  and a 
2 Watt device w i t h  25 percent  e f f i c i e n c y ) ,  t h e  1 Watt, 30 percent  e f f i c i e n t  
dev ice was determined t o  have a d e f i n i t e  advantage. 
A 16-way r a d i a l  combiner can be made 
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I n  conclusion, the  development o f  a 20 GHz a m p l i f i e r  w i t h  20 dB ga in ,  
20 percent  e f f i c i e n c y  and an output  power o f  30 t o  40 Watts i s  d e f i n i t e l y  
f e a s i b l e ,  and we h i g h l y  recommend the  establishment o f  such a program. 
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